Abstract-This paper connects several modular multilevel converters to form multi-pole VSC-HVDC links which are suited for bulk power evacuation, with increased resiliency to ac and dc network faults. The proposed arrangements resemble symmetrical and asymmetrical HVDC links that can be used for bulk power transfer over long distances with reduced transmission losses, and for the creation of multi-terminal super-grids currently being promoted for transitional dc grids in Europe. The technical feasibility of the proposed systems is assessed using simulations on symmetrical and asymmetrical tri-pole VSC-HVDC links, including the case of permanent pole-to-ground dc faults. 
voltage and power handling per converter to be increased up to ±320kV and 1GW when using commercially available gate insulated bipolar transistors (IGBT). As in LCC-HVDC links, metallic return bi-poleVSC-HVDC links can be used to further increase the transmission capacity and reduce transmission losses. Reference [39] presents a project under construction that uses a new generation bipolar HVDC link that employs an LCC in one pole and a VSC in other pole, but there is no bi-polar VSC-HVDC link currently operational, with both poles being a VSC.
An asymmetric tri-pole HVDC link variation created by connection of a bipolar HVDC link that employs half-bridge modular multilevel converter to a third pole that employs full-bridge modular multilevel converters is presented in [40, 41] . In [40, 41] the bipolar dc voltage capability of the third pole that employs the full-bridge modular converters is used to reduce the transmission losses by ensure zero current in metallic return, independent of loading in its bipolar part. The main drawbacks of this are:
 It restricts the third pole to act as a dc power balancer with limited power transfer and  a zero current in the metallic return is achieved by manipulating the dc voltage polarities of the third pole, which requires the use mass impregnated dc cables and converter transformers with high insulation in this pole in order to cope with the bipolar dc voltage stresses during dc voltage reversal. This paper uses tri-pole and quad-pole VSC-HVDC links as examples of multi-pole dc transmission systems that can be used to transmit bulk power over long distance with reduced transmission losses compared to three or four parallel point-topoint HVDC links, with improved resiliency to forced (faults) and schedule (maintenance) outages. Viability of the proposed multi-pole VSC-HVDC link is assessed on illustrative models of symmetrical and asymmetrical tri-pole HVDC links, where each terminal comprises three 21-cell MMCs modelled using the electromagnetic transient simulation approach described and validated in [32] . Despite the advantages of the multi-pole HVDC link, a pole-to-ground dc fault example in this paper shows that its symmetrical version exposes interfacing transformers and dc lines to excessive dc voltage stresses that may lead to insulation breakdown. Thus, it is suitable for overhead lines should appropriate countermeasures to deal with excessive overvoltages on the converter transformers are put in place. Figure 1 shows five network topologies for VSC-HVDC links that can be employed for bulk power evacuation. The topology in Figure 1 (a) uses three parallel monopole HVDC links, with six fully insulated dc cables (expensive); and it has high transmission losses, approximately, 2 6 dc dc RI , where R dc and I dc are resistance and dc current per cable. Figure 1 (b) is a symmetrical tri-pole UHVDC link that uses four fully insulated dc cables, with zero currents in the two inner cables should the total power transfer be evenly shared between the three converters of each terminal. Its transmission losses are 2 2 dc dc RI , which is one third that for Figure 1 (a) . However, its main weakness is that the converter interfacing transformers connected to the two outer poles (upper and lower) experience dc stresses of V dc and -V dc , where V dc is the dc voltage across dc link of a single converter. These interfacing transformers are exposed to additional dc voltage stresses during a pole-to-ground dc fault. Figure   1 (c) is an asymmetric tri-pole HVDC link that uses three fully insulated dc cables with one metallic return referenced to ground. The main attributes of this configuration are: it exposes all interfacing transformers to limited dc voltage stressesequal to that of a typical asymmetrical monopole, ½V dc , and its transmission loss is 2 3 dc dc RI , which is half of that in Figure 1 (a). Theoretically, the multi-pole HVDC link can be extended to any pole number. For example, Figure 1(d) shows a quad-pole VSC-UHVDC link capable of transmitting the rated power of quad-pole in Figure 1 (e) using only two dc cables, with zero current in the two inner cables when the transmitted power is equally shared between the converters of each terminal, with the dc current per cable the same in both cases. However, the dc cables of the outer poles are exposed to higher dc voltage stress relative to ground compared to the two inner cables. Therefore, application of the tri and quad poles in Figure 1 (c) and (d) is expected to be limited to overhead lines since the insulation demand may be too high for under-ground and subsea cables.
II. MULTI-POLE VSC-UHVDC LINK
The asymmetric quad-pole in Figure 1 (e) can be considered as two independent bi-pole HVDC links. Converters connected to the two upper poles form two asymmetric independent monopoles, with their negative poles grounded, whilst converters connected to the two lower poles form two independent monopoles HVDC, with their positive poles grounded. The quad-pole HVDC link in Figure 1 (e) can be operated with zero current in metallic return even when its two independent bi-polar systems are operated with the same or different dc voltages or powers. Currently application of the quad-pole in Figure 1 (e) is limited to cable systems because the maximum dc operating voltage of commercially available dc cables is limited to 320kV. The attraction of the quad-pole in Figure 1 (e) is that it can carry the rated power of four mono-pole HVDC links using only four dc cables; thus, it halves cable costs and transmission losses. The inherent redundancy of quad-pole in Figure 1 (e) and its modular structure can be used to minimize the power loss due to planned or forced outage of the dc cables or converter stations. Also the quad-pole in Figure 1 (e) exposes its converter transformers to dc voltage stress of ½V dc , and without any additional dc voltage stresses on dc cables during dc faults, as with the topology in Figure 1 
This discussion shows that multi-pole VSC-UHVDC links can facilitate bulk power evacuation over long distances, without the shortcomings of LCC-UHVDC links. A benefit of the multi-pole VSC-UHVDC links in Figure 1 (b) to (e) is that any dc fault impact is constrained to the affected pole; which may make this approach attractive for multi-terminal dc networks; especially as the risk of system collapse due to a dc fault could be avoided. Additionally, the attributes of the half-bridge modular multilevel converter, such as modularity and internal fault management, may simplify practical realization of the multi-pole VSC-UHVDC links being advocated in this paper. Figure 2 shows one-phase of half-bridge modular multilevel converter (HB-MMC) that employs N cells per arm. HB-MMC is widely accepted converter topology for HVDC applications with rated power and dc operating voltage up to 1000MW and ±320kV respectively. At present there are several methods being used to control HB-MMC [32, [42] [43] [44] [45] [46] [47] and to suppress the 2 nd harmonic currents in its arms. Although there are noticeable differences in complexity and dynamic performance of these methods, the majority offer stable operation in balanced, unbalanced and ac fault conditions. With adequate arm reactors and interfacing transformer leakage impedance, HB-MMC switching devices experience lower current stresses during dc faults compared two-level and NPC converters due to absence of concentrated dc capacitor at its input dc link [32, 48, 49] . Also, its distributed cell capacitors that do not contribute fault current when converter switches are blocked during dc faults [32] . These attributes make HB-MMC a suitable candidate for multi-pole HVDC links that will be explored in this paper. Basic differential equations that describe HB-MMC ac and dc side dynamics on per phase basis are (for phase a, and applicable for remaining phases) [32, 50] :
III. REVIEW OF THE MODULAR MULTILEVEL CONVERTER AND ITS CONTROL
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The voltages developed across the HB-MMC upper and lower arms are 
Considering phase 'a', the voltage developed across upper and lower arms (v a1 and v a2 ) can be approximated in terms of individual cell capacitor voltages and the state of the auxiliary switch in series with each cell capacitor:
Similarly, the upper and lower arm individual cell capacitor voltages are:
In addition to (4), the differential equations that describe the entire dynamics of the upper and lower arm cell capacitor voltages are:
Assuming the individual cell capacitor voltages of the upper and lower arms are regulated at
, where R d represents the equivalent resistance that accounts for on-state dc voltage drop in the semiconductor switching devices and arm reactor internal resistance, and I dc is the dc link current), then the switching function of the upper and lower arms can be deduced from equation (3) as:
Using (6), the voltage developed across the upper and lower arms of the HB-MMC reduced to:
Also by using (6), equation (5) reduces to:
where C e =C/N is the equivalent cell capacitance. In this paper, each MMC uses control that regulates the output phase currents in the d-q synchronous reference frame, with decoupling between the d and q channels using feed-forward terms to improve the system immunity against disturbance, and the outer loops of the d and q channels regulate active power/dc voltage and ac voltage/reactive power respectively [32, 43] . So, the inner fundamental current controller in the d-q reference frame is designed based on equation (1), as in [32] . The controller for 2 nd harmonic current suppression in each converter arm is designed based on (2) as in [32] . However, in this paper, each phase uses a proportional resonant (PR) controller instead of a proportional-integral (PI) controller. To facilitate PR controller design for 2 nd harmonic suppression, the following change of variable is made in equation (2):
After replacing the second term of (9) (10) After splitting (10) into two state space equations, and u x (t) is substituted in (2), the following equations result:
Laplace transformation and algebraic manipulation of (11), (12) and (13), gives:
The transfer function (14) is used to select the gains for the PR controller that supresses the 2 nd harmonic current in each converter arm. This controller is incorporated as a supplementary controller that modifies the modulating signals from the fundamental current controller. The reserved modulation index dedicated for 2 nd harmonic current suppression is limited to 5%
as shown in Figure 3 , and this means when modulation index reserved for 2 nd harmonic current suppression exceeds 5%, priority is given to active and reactive power exchange. This paper uses the generic MMC control approach summarised in Figure 3 [32] , (rather than the per arm approach with the average arm or cell capacitor voltage regulation discussed in [43, [51] [52] [53] [54] ), due to its simplicity and robustness, as the modulation stage has minimal dependency on the control. Figure 4 . Table I summarizes the main test system parameters. 
IV. TEST SYSTEMS AND ILLUSTRATIVE SIMULATIONS

A) Network description
B) Topology A -tri-pole UHVDC link
This section uses simulation results from the illustrative two-terminal symmetrical tri-pole UHVDC link in Figure 4 , to examine the transient response of multi-pole dc transmission systems. Figure 5 displays the simulation results when the UHVDC link in Figure 4 is initially operated as a symmetrical triple pole, with ground transfer breakers GSB 1 and GSB 2 open, when each Station 1 MMC is commanded to exchange 360MW with G 1 (total of 3360MW), while they autonomously participating in ac voltage regulation at PCC 1 . At time t=1s, a permanent pole-to-ground dc fault is applied at point 'F' and is cleared after 20ms having opened dc circuit breakers CB 11 and CB 12 . MMC 11 and MMC 21 which are connected to the faulty pole are permanently blocked at t=1s and MMC 11 output power is reduced to zero. To avoid exposing the dc lines and converter transformers to excessive voltage stresses for an extended period, ground transfer breaker GSB 2 is closed at t=1.025s
(25ms from the fault initiation) to allow the healthy part of the link to operate as a typical bi-pole HVDC link with the metallic return grounded at Station 2. This discussion highlights that the proposed multi-pole UHVDC link offers possibilities for increasing the power handling and reliability of VSC based HVDC links using existing converter and semiconductor technologies, but also presents operational challenges during major network disturbances. Additional results in the appendix illustrate the internal dynamics of the symmetric tri-pole UHVDC link in Figure 4 when active power is commanded to vary from 0.5pu to 0.8pu. Figure 7 show results when a point-to-point tri-pole HVDC link with a common metallic return in Figure 6 , is subjected at a pole-to-ground dc fault at t=1s and is cleared after 20ms by opening of dc circuit breakers CB 11 and CB 12 . MMC 11 and MMC 21 are blocked immediately when the fault is detected and output power of MMC 11 is reduced permanently to zero. Pre-fault operating conditions of the test system in Figure 6 are identical to those in Figure 4 . Figure 7 (a) shows pole-to ground dc voltages (V dp2 , V dm2 and V dn2 ) measured at the terminals of Station 2 relative to ground.
C) Topology B -tri-pole HVDC link
Topology B, a tri-pole HVDC link, does not expose the dc lines to excessive dc voltage stresses as observed with topology A, but exposes converter switches to higher current stress due to the asymmetric structure (there is no difference between pole-topole and pole-to-ground dc faults). Figure 7 (b) shows that the dc link currents measured at the terminals of station 1 have high peaks as during a typical pole-to-pole dc short circuit. With topology B, the current in the metallic return (I dc3 ) is -(I dc1 +I dc2 -I dc4 ) during normal operation, and falls to zero after topology B is reconfigured to a typical bi-pole HVDC link after the fault is cleared by opening dc circuit breakers CB 11 and CB 12 connected in the dc line of the upper pole (most positive pole). Figure 7 (c) to (f) and Figure 7 (g) to (j) show the output phase currents, and the upper and lower arm currents of the sub-converters connected to the faulty and healthy poles of stations 1 and 2. These waveforms show that the converters connected to the healthy poles continued to exchange power between ac networks G 1 and G 2 , including during the fault. The converters connected to the faulty pole survive with the current and voltage stresses on their active and passive components below that which would impose risk of damage, and this having been achieved with slow dc circuit breakers (current breaking time is assumed to be 20ms). This discussion highlights that topology B of the tri-pole of HVDC link offers a suitable means for bulk power evacuation, without incurring high dc link voltages and without the risk of interfacing transformer insulation breakdown during a dc fault, unlike topology A; but it has higher transmission losses than topology A. The common-mode currents of the sub-converters of stations 1 and 2 (normalised by peak phase current) and the dc currents in the four dc cables of the symmetric tri-pole UHVDC in Figure 8 (g), (h) and (i) show that the instantaneous errors between the common-mode currents of sub-converters of this topology do not lead to significant circulating currents in the two middle dc cables. The maximum error in the common-mode currents between the sub-converters of both stations is less than 5%, with practically zero current in the two middle dc cables (before and after change of set-points). These results show that the inclusion of an additional control loop for current balancing between the poles, as with bipolar LCC-HVDC links is overregulation, with no benefits; especially as the main benefit of the proposed symmetric tri-pole UHVDC link being discussed is its ability to use the two outer dc cables to transmit the total power, with zero current in the two inner dc cables. This discussion show that unequal loading of the individual poles of the symmetric tri-pole UHVDC link being studied contradicts its main purpose and compromises its utilization as a power corridor for bulk power evacuation. 
